

Notice of Allowability

Application No.

10/743,140

Examiner

Bryce P. Bonzo

Applicant(s)

NAKAMURA, YUJI

Art Unit

2113

- The MAILING DATE of this communication appears on the cover sheet with the correspondence address-

All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. **THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS.** This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.

1. ☒ This communication is responsive to 12/23/03.
2. ☒ The allowed claim(s) is/are 1-15.
3. ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) ☒ All b) ☐ Some* c) ☐ None of the:
 1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rule 17.2(a)).
 - * Certified copies not received: _____.

Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with the requirements noted below. Failure to timely comply will result in ABANDONMENT of this application.
THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.

4. ☐ A SUBSTITUTE OATH OR DECLARATION must be submitted. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL PATENT APPLICATION (PTO-152) which gives reason(s) why the oath or declaration is deficient.
5. ☐ CORRECTED DRAWINGS (as "replacement sheets") must be submitted.
 - (a) ☐ including changes required by the Notice of Draftsperson's Patent Drawing Review (PTO-948) attached.
 - 1) ☐ hereto or 2) ☐ to Paper No./Mail Date _____.
 - (b) ☐ including changes required by the attached Examiner's Amendment / Comment or in the Office action of Paper No./Mail Date _____.

Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings in the front (not the back) of each sheet. Replacement sheet(s) should be labeled as such in the header according to 37 CFR 1.121(d).
6. ☐ DEPOSIT OF and/or INFORMATION about the deposit of BIOLOGICAL MATERIAL must be submitted. Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.

Attachment(s)

1. ☒ Notice of References Cited (PTO-892)
2. ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3. ☒ Information Disclosure Statements (PTO/SB/08),
Paper No./Mail Date _____
4. ☐ Examiner's Comment Regarding Requirement for Deposit
of Biological Material
5. ☐ Notice of Informal Patent Application
6. ☐ Interview Summary (PTO-413),
Paper No./Mail Date _____
7. ☐ Examiner's Amendment/Comment
8. ☐ Examiner's Statement of Reasons for Allowance
9. ☐ Other _____

Bryce P. Bonzo
BRYCE P. BONZO
PRIMARY EXAMINER

Art Unit: 2113

Reasons for Allowance

Claims 1-15 are allowed for the reasons shown below. Applicant is reminded the claims are allowed as a whole and any modification to the claims may jeopardize this indication of allowability. The portions of the claims which in particular overcome the cited prior art are italicized below. All independent claims contain the same allowable subject matter, and as such claim 1 will be used for illustrative purposes.

1. A bus bridge circuit, which issues a read request to a first device *in response to a read request from a second device, receives data from said first device via a first bus, and transfers the data to said second device via a second bus*, comprising:

a data buffer, which receives and stores the data of said first device, and error detection information generated from said data and from byte enable signals specifying, in units of a prescribed number of bits, the parallel data from said bus bridge circuit on said first bus to be enabled;

an error detection information generation circuit, which generates new error detection information from byte enable signals specifying, in units of a prescribed number of bits, the parallel data from said second device on said second bus to be enabled, and from error detection data received in said data buffer, and

a controller, which transfers to said second device via said second bus the data of said data buffer and *said new error detection information, in response to said byte enable signals of said second device.*